


SK Hynix Claims First JEDEC-Compliant DDR5 Chips

Written by Frederick Douglas
22 November 2018

SK Hynix announces the development of first 16Gb DDR5 DRAM chips compliant with the JEDEC standard, built using the same 10-nano class process technology behind 8Gb DDR4 DRAM recently developed by the company.



The next-generation DDR5 standard promises increases in both speed and density compared to DDR4, while reducing power consumption. SK Hynix says DDR5 memory consumes 30% less power than DDR4, and features a lower operating voltage set between 1.1 and 1.2 V. In performance terms, the 16Gb RAM claims a data transfer rate of 5200Mbps, 60% faster than 3200Mbps DDR4 RAM. The result, according to the company, is DRAM able to process 41.6GB of data per second.

The company says it has provided a "major chipset market" with RDIMM (Registered Dual In-line Memory Module) and UDIMM (Unbuffered DIMM) for server and PC platforms, with memory banks doubled from 16 to 32 banks, all in accordance with the JEDEC DDR5 standard. Mass production is set to start from 2020, and IDC predicts demand for DDR5 will make 25% of the DRAM market in 2021, before growing to 44% in 2022.

As one might imagine, the first DDR5 products will be aimed at data-intensive enterprise applications, such a big data, AI and machine learning.

Go [SK Hynix Announces 10nm DDR5 DRAM](#)